Hardware Implementation of Serially Concatenated PPM Decoder by Nakashima, Michael et al.
NASA Tech Briefs, March 2009 11
Hardware Implementation of Serially Concatenated PPM Decoder
Error-rate performance approaches channel capacity.
NASA’s Jet Propulsion Laboratory, Pasadena, California
A prototype decoder for a serially con-
catenated pulse position modulation
(SCPPM) code has been implemented
in a field-programmable gate array
(FPGA). At the time of this reporting,
this is the first known hardware SCPPM
decoder. The SCPPM coding scheme,
conceived for free-space optical commu-
nications with both deep-space and ter-
restrial applications in mind, is an im-
provement of several dB over the
conventional Reed-Solomon PPM
scheme. The design of the FPGA SCPPM
decoder is based on a turbo decoding al-
gorithm that requires relatively low com-
putational complexity while delivering
error-rate performance within approxi-
mately 1 dB of channel capacity.
The SCPPM encoder consists of an
outer convolutional encoder, an inter-
leaver, an accumulator, and an inner
modulation encoder (more precisely, a
mapping of bits to PPM symbols). Each
code is describable by a trellis (a finite di-
rected graph). The SCPPM decoder con-
sists of an inner soft-in-soft-out (SISO)
module, a de-interleaver, an outer SISO
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The SCPPM Decoder is designed according to a decoding algorithm that includes interleaving and de-
interleaving algorithms in conjunction with SISO subalgorithms for decoding inner and outer codes.
• The short wavelengths in the intended
operating-frequency range translate to
stringent requirements for precision of
fabrication and assembly of the cir-
cuits; these requirements are even
more stringent for wide-bandwidth cir-
cuits. This consideration is addressed
in two ways: (1) As much as possible of
the mixer circuitry is fabricated in the
form of a monolithic integrated circuit
on a GaAs membrane, employing a
modified version of a process used pre-
viously to fabricate a non-subharmonic
mixer for a frequency of 2.5 THz and
frequency multipliers for frequencies
up to 2 THz. (2) The remainder of the
circuitry is precision machined into a
waveguide block that holds the GaAs
integrated circuit. 
• Generation of a local-oscillator (LO)
signal having sufficient power to pump
a mixer requires more DC power as
the LO frequency increases; this is be-
cause the only wide-band LO sources
available in this frequency range are
Schottky-diode frequency multipliers,
and their efficiencies decrease with fre-
quency. This consideration is ad-
dressed in two ways: (1) Unlike the
prior 2.5-THz GaAs-membrane mixer,
this mixer is subharmonically driven,
meaning that the LO operates at half
the frequency of the incoming signal
to be measured [denoted the radio fre-
quency (RF) in traditional frequency
mixer parlance]. (2) The diodes are
arranged so that they can be biased to
operate closer to their switching volt-
age so that less LO power is needed to
switch the diodes between the con-
ducting and nonconducting states.
This switching is what makes the
diodes act as a frequency mixer.
The Schottky diodes are fabricated in
an antiparallel configuration, using
beam leads, such that one electrode of
each diode is grounded. One diode is
AC grounded through a capacitor to
allow the diodes to be biased. A simple
probe picks up the LO signal from a
waveguide shown on the left side of the
figure. The LO signal bypasses an RF fil-
ter comprised of two vertical stubs and is
coupled into the mixer diodes. Similarly,
another probe picks up the RF signal
from a waveguide shown on the right
side of the figure and the RF signal flows
leftward to the diodes. 
The on-chip circuitry also conveys
the lower-frequency mixer output sig-
nal [also denoted, variously, as the in-
termediate-frequency (IF) signal or the
down-converted version of the RF sig-
nal in traditional frequency-mixer parl-
ance] to an off-chip circuit board on
the right side. The stub filter to the left
of the diodes prevents the leakage of
the RF signal past the diodes to the LO
waveguide. Leakage of the LO signal
into the RF waveguide is inherently
blocked as it is below the cutoff fre-
quency of the RF waveguide. There is
also a filter in the output channel, im-
plemented as shunt capacitors (not
shown here), to prevent leakage of RF
and LO signals to the off-chip circuitry
that processes the IF signal.
This work was done by Erich Schlecht, Peter
Siegel, Imran Mehdi, John Gill, James Velebir,
Alejandro Peralta, Raymond Tsang, John Os-
wald, and Robert Dengler of Caltech for
NASA’s Jet Propulsion Laboratory. Further in-
formation is contained in a TSP (see page 1).
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This Biasable Subharmonic Mixer for the RF range
of 520 to 600 GHz consists of a monolithic inte-
grated circuit on a GaAs membrane held in a pre-
cision-machined waveguide block.
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module, and an interleaver connected in
a loop (see figure). Each SISO module
applies the Bahl-Cocke-Jelinek-Raviv
(BCJR) algorithm to compute a-posteriori
bit log-likelihood ratios (LLRs) from a-
priori LLRs by traversing the code trellis
in forward and backward directions. The
SISO modules iteratively refine the LLRs
by passing the estimates between one an-
other much like the working of a turbine
engine. Extrinsic information (the differ-
ence between the a-posteriori and a-priori
LLRs) is exchanged rather than the a-pos-
teriori LLRs to minimize undesired feed-
back. All computations are performed in
the logarithmic domain, wherein multi-
plications are translated into additions,
thereby reducing complexity and sensitiv-
ity to fixed-point implementation round-
off errors.
To lower the required memory for
storing channel likelihood data and the
amounts of data transfer between the
decoder and the receiver, one can dis-
card the majority of channel likeli-
hoods, using only the remainder in op-
eration of the decoder. This is
accomplished in the receiver by trans-
mitting only a subset consisting of the
likelihoods that correspond to time slots
containing the largest numbers of ob-
served photons during each PPM sym-
bol period. The assumed number of ob-
served photons in the remaining time
slots is set to the mean of a noise slot. In
low background noise, the selection of a
small subset in this manner results in
only negligible loss.
Other features of the decoder design
to reduce complexity and increase speed
include (1) quantization of metrics in an
efficient procedure chosen to incur no
more than a small performance loss and
(2) the use of the max-star function that
allows sum of exponentials to be com-
puted by simple operations that involve
only an addition, a subtraction, and a
table lookup. Another prominent fea-
ture of the design is a provision for ac-
cess to interleaver and de-interleaver
memory in a single clock cycle, eliminat-
ing the multiple clock-cycle latency char-
acteristic of prior interleaver and de-in-
terleaver designs.
This work was done by Bruce Moision, Jon
Hamkins, Maged Barsoum, Michael Cheng,
and Michael Nakashima of Caltech for NASA’s
Jet Propulsion Laboratory. For further infor-
mation, contact iaoffice@jpl.nasa.gov.
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